

(19)

Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 1 363 324 A1

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
19.11.2003 Bulletin 2003/47

(51) Int Cl.7: H01L 21/8247, H01L 27/105,
H01L 21/321

(21) Application number: 02425311.4

(22) Date of filing: 16.05.2002

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE TR
Designated Extension States:
AL LT LV MK RO SI

(72) Inventors:
• Pividori, Luca
24035 Curno, Bergamo (IT)
• Calareso, Carmen
20099 Sesto San Giovanni, Milano (IT)

(71) Applicant: STMicroelectronics S.r.l.
20041 Agrate Brianza (Milano) (IT)


(74) Representative: Botti, Mario
Botti & Ferrari S.r.l.,
Via Locatelli, 5
20124 Milano (IT)

(54) Method for manufacturing non-volatile memory device

(57) A method of manufacturing non-volatile memory devices, comprises the following steps:

- depositing a first layer (3) onto a semiconductor substrate;
- defining and selectively removing said first layer (4) to form a portion (5) of said first layer (4);
- depositing a second layer (7) to a first thickness over the entire memory device;

- forming a screening layer (8) on the second layer (7) to leave uncovered at least a portion (10) of the second layer (7) aligned to the portion (5) of the first layer (3); and
- partly removing the portion (10) of the second layer (7) such that the thickness of the portion (10) of the second layer (7) is made smaller than the first thickness.



EP 1 363 324 A1

Description**Field of Application**

[0001] The present invention relates to a method of manufacturing non-volatile memory devices.

[0002] The invention specifically relates to a method of manufacturing non-volatile memory devices, which method comprises the following steps:

- depositing a first layer onto a semiconductor substrate;
- defining and selectively removing said first layer to form a portion of said first layer;
- depositing a second layer to a first thickness onto the entire memory device.

[0003] Although not limited to, the invention relates in particular to a method for improving the planarity of semiconductor integrated electronic devices, for instance, as the polysilicon gate electrode is defined during a non-volatile memory manufacturing process, the following description making reference to this field of application for convenience of illustration only.

Prior Art

[0004] As is well known, electronic non-volatile memory devices, e.g. flash memories, integrated in a semiconductor comprise a plurality of non-volatile memory cells arranged as an array, specifically an array of row or wordlines and columns or bitlines.

[0005] Each non-volatile memory cell comprises a MOS transistor having a floating gate electrode, this being an electrode that locates above its channel region and has a high DC impedance to all the other terminals of both the cell and the cell host circuit.

[0006] The cell has a second or gate control electrode coupled capacitively to the floating gate electrode through an intermediate dielectric layer, known as the interpoly layer. The second electrode of the cell is driven by appropriate control voltages. Other transistor electrodes are the ordinary drain and source terminals.

[0007] In general, the memory cell array is associated control circuitry that includes a conventional MOS transistor, having a source region separated from a drain region by a channel region. A gate electrode is also formed over the channel region and isolated from the latter by a gate oxide layer.

[0008] The process steps for manufacturing a memory array and its circuitry are the following:

- forming active areas for the memory array and circuitry;
- growing a layer of an active oxide, known as the

tunnel oxide, over the active areas;

- depositing a first polysilicon layer onto the whole device;
- defining floating gate electrodes in the array region;
- depositing a dielectric or interpoly layer, e.g. of ONO (Oxide /Nitrate/Oxide);
- forming a photolithographic mask, referred to as the MATRIX mask, on the memory array for etching through the interpoly layer and the first polysilicon layer of the circuitry;
- growing one or more active gate oxides over both the circuitry and the memory array;
- depositing a second polysilicon layer;
- defining the control gate electrodes of the array cells in said second polysilicon layer by exposing through a SAE (Self-Aligned Etch) mask;
- defining the gate electrodes of the transistors in the circuitry by - exposing through the circuitry mask; and
- forming the transistor source and drain regions and metal layers.

[0009] In this way, the memory cell transistors, comprising two polysilicon layers, are formed thicker than the circuitry transistors.

[0010] In particular, memory devices realized with technologies that effectively define dimension of 0.15 μm or less, the difference in thickness between the array regions where the memory cells are provided and the circuitry regions where the control devices are provided becomes more and more substantial.

[0011] In particular, the thickness of the second polysilicon layer, which is deposited onto the first polysilicon layer to realize the control gate electrodes of the memory cells and the gate electrodes of the circuitry transistors formed simultaneously therein, will be much smaller than the combined layers that are deposited to form a memory cell.

[0012] In the instance of a flash memory cell, the overall thickness of the stack structure, comprised of the tunnel oxide, first polysilicon, interpoly dielectric, and second polysilicon layers, may be approximately 4100 Å, with a thickness of the stack structure of the circuitry, comprised of the gate oxide and second polysilicon layers, that amounts to 2600 Å.

[0013] Therefore, the array has a thickness increase of about 1500 Å over the circuitry. This difference creates a "step" between the array and the circuitry structure, which disallows a uniform spread over the device

regions of subsequently applied layers, such as anti-reflective BARC layers or layers of a light-sensitive material employed to define the polysilicon layers of the memory cells.

[0014] On account of these thickness differences on the device, there will be formed some regions of uniform thickness where the required lithographic dimensions can be correctly defined for the memory cells, and some regions of non-uniform thickness where problems of local lithographic focusing can be observed. The result is a memory cell gate electrode whose dimensions are different from specifications, being usually narrower than is required for proper performance of the device.

[0015] In this situation, reliability of the device is lost in significant amounts, enough to induce the rejection of the device and loss of yield already during the testing stage.

[0016] It can be appreciated, therefore, that a difference in thickness between circuit structures can hinder a (dimension-wise) correct definition of each portion in the broad region where the memory array is formed. As just mentioned, this difference in thickness can be due to different steps of the manufacturing process.

[0017] The underlying technical problem of this invention is to provide a method of manufacturing circuit structures, which has features appropriate to ensure uniform thickness of the several portions of an electronic circuit, and to overcome the limitations and/or shortcomings of prior devices.

Summary of the Invention

[0018] The resolvent idea of this invention is one of carrying out an etching step on any circuit structures of greater thickness than other circuit structures, whereby the thickness of the former can be reduced and made uniform with the thickness of the integrated circuit.

[0019] Based on this idea, the technical problem is solved by a method as previously indicated and as defined in the characterizing part of Claim 1.

[0020] The features and advantages of the method of this invention will be apparent from the following description, given by way of non-limitative example with reference to the accompanying drawings.

Brief Description of the Drawings

[0021] In the drawings:

Figures 1 to 4 are respective schematic sectional views of a portion of an integrated circuit during the successive steps of the method according to the invention.

Detailed Description

[0022] The processing steps described herein are not exhaustive of an integrated circuit manufacturing process.

This invention can be implemented along with techniques that are conventional in the manufacturing of integrated circuits, and only such conventional manufacturing steps will be considered as may come useful in disclosing the invention.

[0023] The cross-section views provided by the drawings to illustrate portions of an integrated circuit during its manufacturing process are not drawn to scale but rather to delineate major features of the invention.

[0024] A method of manufacturing non-volatile memory devices will now be described with reference to the drawing views.

[0025] As said before, electronic non-volatile memory devices, e.g. flash memories, integrated in a semiconductor, comprise a plurality of non-volatile memory cells laid out as an array of such cells, with the cells arranged into rows or wordlines and columns or bitlines.

[0026] Each non-volatile memory cell comprises a MOS transistor having, located above its channel region, a floating gate electrode, i.e. an electrode that has a high DC impedance to all the other terminals of the cell and the cell host circuit.

[0027] The cell has also a second or gate control electrode coupled capacitively to the floating gate electrode through an intermediate dielectric layer, known as the interpoly layer. The second electrode of the cell is driven by appropriate control voltages. Other transistor electrodes are the ordinary drain and source terminals.

[0028] In the state of the art, the memory cell array is associated control circuitry that includes conventional MOS transistors, each having a source region separated from a drain region by a channel region. A gate electrode is also formed over the channel region and isolated from the latter by a gate oxide layer.

[0029] The process steps for manufacturing the memory array 1 and its circuitry 2 include the following:

- forming active areas for the memory array 1 and circuitry 2;
- growing a layer 3 of an active oxide, known as the tunnel oxide, over the active areas;
- depositing a first polysilicon layer 4 onto the whole device;
- defining floating gate electrodes 5 for the memory array 1 in the first polysilicon layer 4;
- depositing a dielectric or interpoly layer 6, e.g. of ONO (Oxide/ Nitrate/Oxide);
- forming a photolithographic mask, referred to as the MATRIX mask, on the memory array 1 for etching the interpoly layer and first polysilicon layer away from the circuitry;
- growing at least one active gate oxide layer over the

circuitry 2;

- depositing a second polysilicon layer 7 onto both the circuitry 2 and the memory array 1, thereby to provide control gate regions 9 of the memory cells and gate regions of the circuitry transistors.

[0030] According to the invention, a photolithography mask 8 is formed at this step which will cover the circuitry 2 but for a portion 10, aligned to the memory array 1, of the polysilicon layer 7, as shown in Figure 1.

[0031] This mask 8 advantageously leaves uncovered also an outer peripheral portion of the memory cell array 1. This mask 8 realizes a screening layer for the polysilicon layer 7.

[0032] An etching operation is then performed on the second polysilicon layer 7. This will reduce the thickness of the second polysilicon 7 and, hence, that of the whole memory cell in the array.

[0033] Advantageously in this invention, approximately one third the thickness of the second polysilicon layer 7 is removed.

[0034] The second polysilicon layer 7 is advantageously applied a dry etch.

[0035] The mask 8 is then removed as shown in Figure 2.

[0036] The memory device manufacturing process of the invention is now continued conventionally to form a self-aligned etching mask 11 as shown in Figure 3.

[0037] Thereafter, a conventional etching step is carried out to define the floating gate electrodes of the memory cells, as shown in Figure 4. Conventional processing steps will ultimately form finished memory cells and circuitry transistors.

[0038] Advantageously, the etching should leave protuberances 12 on the second polysilicon layer 7, at the memory array periphery. Such protuberances are not removed by the etch because screened by the mask 8. These protuberances can be utilized to advantage as a barrier for the layers later to be deposited.

[0039] Summarizing, the method of this invention allows the thickness of the second polysilicon layer to be reduced, such that any non-uniformity of the layer and from the underlying structures can be smoothed away.

[0040] Advantageously, the problems in defining photolithographically the next layers due to a different thickness of the underlying layer are thus removed.

[0041] In particular, the process of this invention is advantageous especially when only portions of the electronic device require to be smoothed.

[0042] In the latter respect, the invention enables selective etching of the structures to be leveled off. By such selective etching, both a layer thickness to be attenuated and the size of the layer portion affected by the removal can be accurately controlled.

[0043] Although reference is made in the above description to memory cell formation that comprise a floating gate transistor, the process of this invention is also

useful where other areas of circuit structures provided in an integrated circuit require to be smoothed.

5 Claims

1. A method of manufacturing non-volatile memory devices, comprising the following steps:

- depositing a first layer (3) onto a semiconductor substrate;
- defining and selectively removing said first layer (4) to form a portion (5) of said first layer (4);
- depositing a second layer (7) to a first thickness over the entire memory device;

the method being **characterized in that** it comprises the following steps:

- forming a screening layer (8) on said second layer (7) to leave uncovered at least a portion (10) of said second layer (7) aligned to said portion (5) of said first layer (3); and
- partly removing said portion (10) of said second layer (7) such that the thickness of said portion (10) of said second layer (7) is made smaller than said first thickness.

2. A method of manufacturing memory devices according to Claim 1, **characterized in that** said step of partly removing said portion (10) of said second layer (7) is a dry etching step.

3. A method of manufacturing memory devices according to Claim 1, **characterized in that** said step of partly removing said portion (10) of said second layer (7) is effective to remove about one third of said layer thickness.

4. A method of manufacturing memory devices according to Claim 1, **characterized in that** said screening layer (8) leaves uncovered a portion (10) of the second layer (7) that is larger than the first portion (5).

5. A method of manufacturing memory devices according to Claim 4, **characterized in that** a barrier layer (12) is formed around said portion (10) of the second layer (7).

6. A method of manufacturing memory devices according to Claim 1, **characterized in that** a third layer (3) is deposited between said semiconductor substrate and said first layer (4), and that a fourth layer (6) is deposited between said first layer (4) and

said second layer (7).

7. A method of manufacturing memory devices according to Claim 6, **characterized in that** said first and second layers are identical.

5

8. A method of manufacturing memory devices according to Claim 7, **characterized in that** said first and second layers are polysilicon layers.

10

9. A method of manufacturing memory devices according to Claim 6, **characterized in that** said third and fourth layers (3,6) are a dielectric layer.

10. A method of manufacturing memory devices according to Claim 7, **characterized in that** the floating gate and control gate regions, respectively, of a memory cell are provided in said first and second layers (4,7), respectively.

15

20

25

30

35



40

45

50

55

—






Fig. 3




Fig. 4



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 02 42 5311

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
X	US 5 899 713 A (MANN RANDY W ET AL) 4 May 1999 (1999-05-04)	1-4,6-10	H01L21/8247
Y	* the whole document *	5	H01L27/105
Y	EP 0 822 598 A (NIPPON ELECTRIC CO) 4 February 1998 (1998-02-04)	5	H01L21/321
A	* the whole document *	1-4,6-10	
A	WO 00 38237 A (KONINKL PHILIPS ELECTRONICS NV) 29 June 2000 (2000-06-29)	1-10	
A	* the whole document *		
A	US 6 034 416 A (SEGAWA MIZUKI ET AL) 7 March 2000 (2000-03-07)	1-10	
A	* the whole document *		
A	EP 0 710 979 A (TEXAS INSTRUMENTS INC) 8 May 1996 (1996-05-08)	1,4,5	
A	* the whole document *		
			TECHNICAL FIELDS SEARCHED (Int.Cl.7)
			H01L
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 16 October 2002	Examiner Albrecht, C
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03 82 (P04001)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 02 42 5311

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

16-10-2002

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 5899713	A	04-05-1999	KR	275401 B1	15-12-2000
			US	2002003254 A1	10-01-2002
EP 0822598	A	04-02-1998	JP	3075211 B2	14-08-2000
			JP	10098170 A	14-04-1998
			EP	0822598 A1	04-02-1998
			US	6214669 B1	10-04-2001
			US	6121670 A	19-09-2000
WO 0038237	A	29-06-2000	WO	0038237 A1	29-06-2000
			EP	1057218 A1	06-12-2000
			TW	449919 B	11-08-2001
			US	6251729 B1	26-06-2001
US 6034416	A	07-03-2000	JP	11003982 A	06-01-1999
EP 0710979	A	08-05-1996	EP	0710979 A2	08-05-1996
			JP	8236724 A	13-09-1996
			US	5946591 A	31-08-1999